Abstract-In this paper we describe a CMOS differential active load and show how it can be used to create various useful structures. Tunable current gain stages and current squaring circuits are discussed. Their connection to a differential pairbased transconductor results in broad-range tunable transcon ductor structures suitable for adaptive continuous-time filtering applications and a four-quadrant voltage multiplier.
I. INTRODUCTION
A NALOG continuous-time filters are an important part of both analog and mixed-mode signal processors. Mono lithic analog filters are often made to be electronically tunable to allow for "trimming," that is, to make small changes in the filter's frequency response. This is needed in order to compensate for the effects that process variations, temperature and aging have on the filter's critical frequencies. Normally, a tunability range of an octave is sufficient for this purpose alone and can easily be accomplished in both CMOS and bipolar technology.
In many situations, however, certain "optimal" filtering, based on the frequency spectrum of the input signal, is desired. An example which will be expanded upon later in this paper is the decoding of barcode signals in the presence of noise for different distances to the barcode label and different barcode densities. In this case, tunability on the order of a decade is required because a significant variability in the bandwidth of the input signal must be taken into account along with the usual circuit parameter variations.
An area where an even broader tuning range can be required is the prefiltering in general-purpose signal processors. For this reason discrete-time circuits (e.g., switched-capacitor or switched-current) are used to allow an even larger tuning range via an external clock reference. preferable to a CMOS process for a number of reasons. First, the translinear principle [9] , which exploits the exponential characteristic of the base-emitter voltage versus the collector current, allows elegant structures such as the Gilbert gain cell that have a very large linear range. Second, since the of a BJT is proportional to its dc collector current, these circuits can have a very large tuning range. A typical member of this circuit family is the -immune type "A" cell [9] . Fig. 1(a) shows an "A" cell-based BJT current amplifier whose gain can be tuned in a range exceeding a decade by varying the tail current. In Fig. 1(b) a broad-range tunable BJT transconductor is shown, which results from cascading a fixed-value linear transconductor with the Fig. 1 (a) tunable current gain stage.
On the other hand, since the of a saturated MOS transistor is proportional to the square root of its dc drain current, one must quadruple the bias current of any transcon ductance circuit based on transistors in saturation (such as the MOS differential pair), in order to double its This problem is exacerbated when the circuit is operated from low supply voltages by the fact that any increase in achieved by increasing the drain current is accompanied by a proportional increase in the transistor's Circuits based on an MOS transistor biased in its triode region with the gate voltage tuned are also very common and in general can have a broader tuning range. Unfortunately, when the supply voltages are scaled down to 3 V this range is significantly reduced. Hence, achieving an acceptable tuning range for adaptive filtering applications in reduced feature-size CMOS technology is becoming extremely difficult. One alternative, suggested in [1] , is to make the capacitors tunable instead of the resistive elements. The disadvantage of this method is that the tuning range is limited to an octave and significant current overhead is required.
In this paper we investigate the possibility for increasing the tuning range of CMOS transconductors by cascading a class-A CMOS tunable transconductor and tunable current gain stage. As mentioned in the beginning of this introduction the two-stage idea is the cornerstone in designing tunable bipolar transconductors (e.g., Fig. 1(b) ); however, we believe the work presented here is the first to consider the possibility for its CMOS implementation. In the next section the realization of an MOS tunable current gain stage is discussed. To guarantee its robust operation a new circuit called the Differential Active Load (DAL) is developed. In Section III broad-range tunable CMOS transconductors based on the previously developed current gain stage are introduced. In Section IV the measured results from a fifth-order decade-tunable -pulse-shaping filter designed for barcode scanning applications are used to il lustrate the various properties of the proposed two-stage broadrange tunable transconductance blocks. Finally, in Section V two additional (nonfiltering) applications of the DAL circuit are described. In particular the implementation of a current squaring circuit and a CMOS four-quadrant multiplier are considered.
II. CMOS TUNABLE CURRENT-GAIN STAGE AND DIFFERENTIAL ACTIVE LOAD
To realize the two-stage idea, a suitable CMOS current gain stage must first be developed. We begin our derivation by identifying some general characteristics of current gain stages.
In the Fig. 1 (a) circuit, transistors and act as a simple current-to-voltage converter, with as the input current and the voltages on the bases of and as the output. Transistors and act as a voltage to-current converter with the and base voltages as the inputs and as the output. Although each individual conversion is nonlinear, the translinear principle dictates that their composite is linear, hence is proportional to We now take the same general approach using MOS transistors. In the Fig. 2 (a) circuit, the resistors realize an elementary to-converter and transistors and realize the -to converter, which has the following characteristic:
The above equation is the basis of many circuits which use saturated MOS transistors [2] , [7] because under the condition of balanced input voltages, where is a constant, (1) describes a linear -conversion.
The use of the two resistors in Fig. 2 (a) does realize the balanced input voltages constraint so that is indeed constant. However, to produce sufficient turn-on (common mode) voltages, resistors and/or bias currents with excessive values must be used. In addition, because these dc volt ages are linearly dependent on the bias current they can not provide the robust common-mode biasing required by
The need for large value resistors and tail currents can be eliminated by replacing the passive 's with the all-MOS linear -to-converter [2] as shown in Fig. 2(b) . However, the sensitivity of and to will still be present (see its equivalent circuit in Fig. 2(c) ).
The standard way of solving such common-mode prob lems is by use of a common-mode feedback structure (e.g., Fig. 3 ). The common-mode feedback (cmfb) amplifier senses the difference and adjusts appropriately to null this difference. Thus if the gain of the cmfb amplifier is high is kept constant (equal to independent of A similar common-mode stabilization effect can be achieved even if the cmfb amplifier is omitted simply by connect ing directly to The resulting structure, called the differential active load (DAL), is shown in Fig. 4(a) . As in the common-mode feedback topology, it performs current-to voltage conversion, where transistors and conduct only dc (common-mode) current and the resistors conduct only differential current. The operation of this circuit is as follows: Since transistors and are in saturation and their gates are tied together, their drain currents must be the same. To find one writes the following KCL equation for supernode "A": (2) which simplifies to (3) Since is independent of small-signal current the gate node is a small-signal ground. Now we can express the output voltages and of the current-to-voltage converter in terms of and the input current (4) or, equivalently (5) (6) As it can be seen from the above two equations the DAL treats the differential and common-mode signals differently. The differential input current is converted linearly to a differential voltage whereas the common-mode current is converted in square-root fashion to a common-mode voltage Hence, the circuit can perform both linear current to-voltage conversion and deliver a robust common-mode biasing provided it is driven by a transconductance block with a reasonably high CMRR over the desired frequency range. In addition, since the value of affects only the differential voltage and not the common-mode voltage a tunable DAL can be implemented if is made electronically adjustable.
The circuit in Fig. 4(b) is a voltage tunable DAL. As in the Fig. 4(a) circuit the dc current is conducted by and whereas the ac current is split between the resistors and triode-region transistor , i.e., 
The last equation indicates that under first-order analysis does not affect the linearity of the circuit. To see how the circuit can be tuned we substitute the expressions for and back into (7). After rearrangement we have: (10) which has the same form as (5) but instead of the fixed value resistor we have a voltage tunable one with value:
If the passive resistors in Fig. 2(a) are replaced by the DAL, the Fig. 5 current gain stages result. It is straightforward to show that for the Fig. 5(a) circuit the following input-output current relation holds:
where denotes the current gain of the circuit and is given by
Since for proper operation all transistors must remain in saturation, the above equation is subject to the following constraint: The relation governing the voltage tunable DAL-based circuit shown in Fig. 5 (b) can be obtained from the one given for the DAL-based circuit by simply replacing by It should be noted that in both cases the resulting current gain stages can be tuned in a square root fashion by varying the dc current (see (13)). This property will be used in the next section to design a differential pair-based transconductance block with its proportional to its tail current. In addition, by changing for the voltage-tunable DAL case broad-range tuning is possible. In this case the biasing currents are constant, and so is the power dissipation. The achievable tuning factor is given by
For reasonable size resistors and transistors with V and single supply voltage of 5 V, is in the order of 10. For most applications it will be beneficial that the output resistance of the designed current gain stages have value beyond that of a single transistor. This can be accomplished, without significant reduction in the allowable output swing in a way very similar to the one employed in designing high-swing CMOS current mirrors (e.g., Fig. 5(c) ). 
III. BROAD-RANGE TUNABLE CMOS TRANSCONDUCTORS circuits is of the form:
Modifications of the simple long-tail MOS differential pair (16) are commonly used in the design of linearized transconduc tance elements employed in continuous-time -filters [4] , is the gain of the CGS. where [8] , [10] . The folded-cascode configuration (e.g., Fig. 6(a) ) or Since both and of the Fig. 7(a) circuit are propor the standard three-mirror configuration (Fig. 6(b) ) are gener tional to the square root of the biasing current the effective ally preferred for circuit blocks where high output swing is overall transconductance is proportional to itself and required.
given by Each of those two configurations can be directly replaced by the developed Fig. 5 current gain stages. Two such cascades of a differential pair input stage and a current gain stage are (17) shown in Fig. 7 . The effective transconductance of both Since the Fig. 7 (a) circuit exhibits a transconductance propor tional to the bias current it can be used efficiently in such applications as the design of artificial CMOS neural networks [3] where power dissipation must be kept low and broad-range tunability is needed. Note that the price paid for the increase in the tuning range in terms of headroom reduction is minimal, because both the input and the output voltage requirements of the developed current gain stages are the same as those of the three-mirror circuit.
In Fig. 7 (b) source degeneration is used to increase the transconductance block's linear range. Unfortunately the de generation leads to a nearly fixed differential pair transcon ductance of approximately As a result can be varied only by varying hence in square root fashion with To increase the tuning range of this circuit a voltage-tunable CGS is used instead.
Both Fig. 7 circuits were simulated using BSIM (level 13) models provided for the MOSIS 2 m orbit analog process. 
IV. EXPERIMENTAL RESULTS
A chip containing a -fifth-order pulse-shaping filter having the normalized transfer function was designed. Such a filter has a step response that is nearly triangular with its peak height occurring at some fixed delay after the step. This filter, with a delay tunable from 3-28 s, was designed and fabricated using the MOSIS 2 m orbit analog process. The filter was implemented as a cascade of -biquads [6] . Since the distortion specifications were not overly strict (<1% THD for 2 V) and low complexity was desired, a single-ended filter configuration was used. The employed transconductance was the voltagetunable one shown in Fig. 7(b). Fig. 9 shows the measured step responses of the filter for three different tuning voltages. The main disadvantage of the voltage-tunable transconduc-thus relies on symmetrical operation to cancel out eventor, in comparison with the current-tunable one, is that its order harmonics. Moreover, as the input frequency increases, intrinsic gain varies, resulting the CMRR of the transconductance block's input differential pair decreases and the common-mode input voltage becomes varies as in added loss to the transfer function that is dependent on the signal dependent, thus increasing the amplitude of the second tuning. This tendency can clearly be seen in the Fig. 9 plot. harmonic even further. This distortion could be reduced signifi distortion versus am- Fig. 10 shows the measured noise cantly by using careful layout techniques and fully differential plitude of the circuit's output for an input 30-kHz sine wave. topologies. The filter was tuned to give unity gain at this frequency. For amplitudes greater than 600 mV, the second-order harmonic V. DIFFERENTIAL INPUT CURRENT SQUARING CIRCUIT dominates the distortion. This was not observed in simulations AND FOUR-QUADRANT QUARTER-SQUARE MULTIPLIER and, hence, is likely due to transistor mismatches since the The DAL can be used in several other (nonfiltering) appli transconductance block used in this filter is class AB and cations. In Fig. 11 a differential input current squaring circuit is shown. The following input-output relation can be derived using (5), (6) , and the square-law voltage-current relation of a saturated MOS transistor:
A four-quadrant quarter-square voltage multiplier can easily be realized using two suitably driven Fig. 11 current squaring circuits. The full schematic of such a multiplier is shown in Fig. 12 . Its operation is based on the realization of the following general relation:
The term "quarter-square," used to describe the multiplier, refers to the way the multiplication is performed-that is, a quarter of the difference of two square terms is taken. Hence to multiply the quantities and the following three operations must be performed. First, their sum and the difference (or signals proportional to them) must be generated. Then each of those signals must by squared and finally subtracted from each other. The circuit in Fig. 12 performs these three operations as follows.
1) The p-channel source-degenerated differential pairs and are used to convert the applied floating input voltages and into currents.
(20)
where The differential-pair input transistors are split into a pair of cross-coupled structures as shown in Fig. 12 so that the following two pairs of currents are created: (22) and (23) 2) By the use of two current squaring circuits in Fig. 11 the differential component of each pair is squared:
and (25) 3) The two resulting currents and are finally subtracted at the output node:
This four-quadrant multiplier was simulated using BSIM mod els (level 13) for the MOSIS 2 m orbit analog process . The tail currents of the differential-pair stages were 50 A. The degeneration resistors were 20 k and the resistors used in the DAL were 5 k. The rest of the elements were as indicated on the schematic. Fig. 13(a) shows the performance of the multiplier as a frequency doubler. The input signals are a pair of differential 1-kHz sine waves each having 1-V amplitude. Fig. 13(b) shows the multiplier performance as a modulator. A triangle wave with frequency 333 Hz and 1-V amplitude was applied to one of the inputs while a 10-kHz sine wave was applied to the other. The simulated bandwidth of the circuit is from dc to 10 MHz.
VI. CONCLUSION
A simple structure containing MOS transistors and resistors, which responds to a differential input current as a linear resistor while responding to the common-mode current as a diode-connected transistor, was presented. It is shown that these properties make it possible for the structure to directly drive a pair of MOS transistors realizing a tunable class-AB current gain and current squaring circuits. When driven by differential pair-based structures those two circuits can be used to build a block whose transconductance is proportional to the tail current and a four-quadrant voltage multiplier. Simulation and measured results for the above mentioned structures are included. 
